Texto completo
Vista Previa |
PDF (Portable Document Format)
- Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (3MB) | Vista Previa |
Herrera Alzu, Ignacio and López Vallejo, Marisa ORCID: https://orcid.org/0000-0002-3833-524X (2013). Design techniques for xilinx virtex FPGA configuration memory scrubbers. "IEEE Transactions on Nuclear Science", v. 60 (n. 1); pp. 376-385. ISSN 0018-9499. https://doi.org/10.1109/TNS.2012.2231881.
Título: | Design techniques for xilinx virtex FPGA configuration memory scrubbers |
---|---|
Autor/es: |
|
Tipo de Documento: | Artículo |
Título de Revista/Publicación: | IEEE Transactions on Nuclear Science |
Fecha: | Febrero 2013 |
ISSN: | 0018-9499 |
Volumen: | 60 |
Materias: | |
Palabras Clave Informales: | Field Programmable Gate Array (FPGA), reconfiguration, scrubbing, single event upset, Xilinx |
Escuela: | E.T.S.I. Telecomunicación (UPM) |
Departamento: | Ingeniería Electrónica |
Licencias Creative Commons: | Reconocimiento - Sin obra derivada - No comercial |
Vista Previa |
PDF (Portable Document Format)
- Se necesita un visor de ficheros PDF, como GSview, Xpdf o Adobe Acrobat Reader
Descargar (3MB) | Vista Previa |
SRAM-based FPGAs are in-field reconfigurable an unlimited number of times. This characteristic, together with their high performance and high logic density, proves to be very convenient for a number of ground and space level applications. One drawback of this technology is that it is susceptible to ionizing radiation, and this sensitivity increases with technology scaling. This is a first order concern for applications in harsh radiation environments, and starts to be a concern for high reliability ground applications. Several techniques exist for coping with radiation effects at user application. In order to be effective they need to be complemented with configuration memory scrubbing, which allows error mitigation and prevents failures due to error accumulation. Depending on the radiation environment and on the system dependability requirements, the configuration scrubber design can become more or less complex. This paper classifies and presents current and novel design methodologies and architectures for SRAM-based FPGAs, and in particular for Xilinx Virtex-4QV/5QV, configuration memory scrubbers.
ID de Registro: | 29551 |
---|---|
Identificador DC: | https://oa.upm.es/29551/ |
Identificador OAI: | oai:oa.upm.es:29551 |
Identificador DOI: | 10.1109/TNS.2012.2231881 |
URL Oficial: | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumb... |
Depositado por: | Memoria Investigacion |
Depositado el: | 06 Jul 2014 09:55 |
Ultima Modificación: | 21 Abr 2016 23:57 |