We are not able to resolve this OAI Identifier to the repository landing page. If you are the repository manager for this record, please head to the Dashboard and adjust the settings.
The implementation of digital signal processor circuits
via self-timed techniques is currently a valid altemative
to solve some problems encountered in synchronous
VLSI circuits. However; a main difference between synchronous
and asynchronous circuits is the hardware resources
needed to implement asynchronous circuits. This
communication presents four less-costly alternatives to a
previously reported linear selftimed architecture, and
their application in the design of FIFO memories. Furthermore,
the integration and characterization in the laboratory
of prototypes of these FIFOs are presented
Is data on this page outdated, violates copyrights or anything else? Report the problem now and we will take corresponding actions after reviewing your request.