Efficiency of a Combined Protection Method against Correlation

Abstract

We analyze the eciency of the masking of instruction patterns using a chaotic driven clock and power supply, in front of a side attack intruding the power supply of a microsystem. The differential analysis is supposedly conducted by correlation power analysis. We demonstrate that the use of a chaotically-driven masking based on relatively simple circuits may be a signicant candidate for the protection of embedded systems